GigaDevice GD32G5 series high-performance MCUs with Cortex®-M33 core
Candidate for:2025 World Electronics Achievement Awards - Microcontroller/Interface
The GD32G5 series MCUs are powered by the high-performance Arm® Cortex®-M33 core, with a clock frequency of up to 216 MHz. These MCUs feature an advanced DSP hardware accelerator and a single-precision floating-point unit (FPU). They also integrate a hardware trigonometric function accelerator (TMU), along with various other hardware acceleration units, including filter algorithms (FAC) and Fast Fourier Transform (FFT).
The GD32G5 series MCUs are equipped with 256KB to 512KB of embedded Flash memory, supporting the dual-bank Flash feature, and 128KB of SRAM, which includes 32KB Tightly Coupled Memory RAM (TCMRAM) for zero-wait execution of critical instructions and data.
The GD32G5 series MCUs integrate a comprehensive range of peripheral resources. They support four 12-bit ADCs, four 12-bit DACs, eight high-speed comparators (COMPs), and a 16-channel high-precision timer (HRTimer). Additionally, they integrate one HPDF (high-performance digital filter) supporting 8 channels and 4 filters, with external Σ-Δ modulator support. The series also includes four configurable logic modules (CLAs) and the Trigsel module, which allows flexible configuration of trigger sources.
The GD32G5 series MCUs are equipped with multiple security. The entire Flash/SRAM region supports ECC (Error Correction Code). The series includes built-in hardware encryption and decryption modules supporting DES, Triple DES, and AES algorithms, ensuring the security of data during communication. Furthermore, the product includes a True Random Number Generator (TRNG) for enhanced security. The GD32G5 series support the system-level IEC 61508 SIL2 functional safety standard.
Malicious vote manipulation is expressly forbidden in this voting event. The organizers reserve the right to evaluate the fairness and accuracy of the voting results. AspenCore retains the authority to interpret the rules of this event.