Highly Integrated USB PD3.1 DRP ControllerSW2505
Candidate for:2025 World Electronics Achievement Awards - Power Management/Voltage Converter
The product is a highly integrated PD controller. It complies with the latest USB Type-C and PD
3.1 standards and supports BC1.2 and the most popular high voltage fast charging protocols with a
DPDM interface. Its target for notebooks, dongles, monitors, power banks and power adapters.
The SW2505 integrates a 32-bit, up to 40-MHz ARM Cortex-M0 processor with 128-KB flash, 4-
KB SRAM, 21 GPIOs, timers, I2C and a UART interface, 12-bit ADC, VBUS discharging path, 12-
bit DAC for VBUS regulation to support wide operation voltage range with 30V maximum rating, gate
driver to control external VBUS NMOS FET, and protection circuits.
Features:
• System Control
➢ ARM® 32-bit Cortex™-M0 CPU
with frequency up to 40MHz
➢ 1M/2Mbit Flash
➢ 4KB SRAM
➢ I2C Master/Slave
➢ UART
➢ Multi-channel for GPIO and ADC
➢ Low powe
Power Management
➢ Support 3.3~30V voltage regulation, 10mV/Step
➢ Support 0.3~10A current regulation, 50mA/Step
➢ Support optocoupler/FB/I2C feedback mode
➢ Support AC input voltage detection
➢ CV/CC loop
➢ Integrated VIN and VBUS discharging
➢ Integrated NMOS gate driver
DPDM Interface
➢ Support BC1.2 Specification
➢ Support Apple/Samsung Charging
➢ Support QC5/QC4+/QC4/QC3+/QC3.0/QC2.0
➢ Support UFCS
➢ Support private protocol customization
• USB Type-C
➢ Support Type-C DRP protocols
➢ Configurable resistors Rp, Rd and Ra
➢ Support VCONN
➢ Support charging with a dead battery
➢ Support low power detection mode
• USB Power Delivery
➢ Support DFP/UFP/DRP USB PD 3.1
➢ Hardware BMC transmitter and
receiver
➢ Physical layer and Policy Engine
➢ Support Fast Role Swap
➢ Support EPR 28V
• Protections
➢ Input UVLO/UVP
➢ Input/output OCP
➢ Input/output OVP
➢ Output UVP
➢ DIE OTP
➢ VCONN OCP
➢ DP/DM/CC OVP
➢ DP/DM weak OCP
• QFN-28(4x4mm) Package
Applications
• Notebook, Tablet
• Power bank
• Monitor
• Power Adapter
Malicious vote manipulation is expressly forbidden in this voting event. The organizers reserve the right to evaluate the fairness and accuracy of the voting results. AspenCore retains the authority to interpret the rules of this event.